Rutgers University School of Engineering

Fall 2022

332:231 – Digital Logic Design

Sophocles J. Orfanidis ECE Department orfanidi@rutgers.edu

Unit 1 – Introduction to DLD

How to Succeed in DLD

"I hear and I forget, I see and I remember, I do and I understand"

Confucius

"The purpose of computing is insight, not numbers" Richard Hamming

The keys to success in DLD are the above two quotes from Confucius and Hamming, that is, practice by doing a lot of problems on your own, including their computer implementations, without looking at solutions.

Passive reading of the textbook (or lecture notes) usually conveys a false sense of understanding and does not result in a good grasp of the material.

see course syllabus on Canvas Files for details on: course topics (additional web resources on Canvas) textbook options (additional references on Canvas) course prerequisites – DLD lab is a corequisite recitations (beginning in the week of September 12, 2022) course requirements exam dates (exams are administered online through Canvas Quizzes) course grading (exam weights & letter-grade thresholds) homework assignments (assigned but not graded) instructor & TA contact information academic integrity office office of disability services

see DLD lab syllabus on Canvas Files for details on login info and: Emona FPGA board (manual & training videos on Canvas Files) lab sections (labs begin in the week of September 12, 2022) lab procedures (lab reports, declaration of authorship, screenshots)

DLD Lab

Emona netCIRCUITlabs FPGA board (residing in ECE-207)

netCIRCUITIabs CONTROL UNIT with MULTIPLE PLUG-IN BOARDS



- The netCIRCUITlabs Control Unit, located in your lab or office, and will accept any netCIRCUITlabs Lab Experiment board.
- Fast and easy implementation. No software to install and no setting up required.
- Secure access for professor to all ADMIN functions including student records and tracking.

The experiments boards plugs into the *net* **CIRCUIT***labs* Control Unit

DLD Lab

REL 3.0 DIGITAL LOGIC board - student wired experiments



All the logic functions and connections are implemented in an FPGA.

REL3.0 FUNCTIONALITY & EXPERIMENT CAPABILITIES

SIGNAL SOURCES:

- HI/LO Logic Switches x 8
- 8 bit Binary Counter
- 4 bit Gray Counter
- 4 bit Johnson Counter

OVER 60 GATES & FLIP-FLOPS:

- 2, 3 & 4-input OR gates X-OR gates
- 2, 3 & 4-input AND gates

Inverters

- S/R, D & J/K Flip-Flops,
- Inverters
- Finite State Machines

- STUDY:
- Boolean logic and algebra
- Combinatorial circuits
- Truth tables
- Karnaugh Maps
- Quine-McCluskey method
- Designing Synch & Asynch sequential circuits
- Flip flops
- State diagrams
- Design of FSM
- Registers, Counters, Multiplexers, Encoders etc
- Introduction to HDL (Verilog)

student login:

http://ece-emonal.engr.rutgers.edu/

Course Topics

units

- 1. Introduction to DLD, Verilog HDL, MATLAB/Simulink
- 2. Number systems
- 3. Analysis and synthesis of combinational circuits
- 4. Decoders/encoders, multiplexers/demultiplexers
- 5. Arithmetic systems, comparators, adders, multipliers
- 6. Sequential circuits, latches, flip-flops
- 7. Registers, shift registers, counters, LFSRs
- 8. Finite state machines, analysis and synthesis

Text: J. F. Wakerly, *Digital Design Principles and Practices*, 5/e, Pearson, 2018 additional references on Canvas Files > References

Digital Design: Principles and Practices

Fifth Edition With Verilog



see syllabus for ordering options

4th edition OK, but the material has been rearranged in the 5th edition, and you would need to figure out the correct mapping of the sections and problems between the two editions



Copyright © 2018, 2006, 2000 Pearson Education, Inc. All Rights Reserved

main text:

J. F. Wakerly, *Digital Design Principles and Practices*, 5/e, Pearson, 2018.

supplementary texts:

S. Brown and Z. Vranesic, *Fundamentals of Digital Logic with Verilog Design*, 3/e, McGraw-Hill, 2014.

D. M. Harris and S. L. Harris, *Digital Design and Computer Architecture*, 2/e, Elsevier, 2013.

M. Mano, C. R. Kime, and T. Martin, *Logic and Computer Design Fundamentals*, 5/e, Pearson, 2016.

E. O. Hwang, *Digital Logic and Microprocessor Design* with Interfacing, 2/e, Cengage, 2018.

A. F. Kana, *Digital Logic Design*, [on Canvas].

B. J. Mealy & J. T. Mealy, *Digital McLogic Design*, 2012 [on Canvas].

E. Peasley, An Introduction to Using Simulink, 2018 [on Canvas].

H. Moore, *Ch.16 – Simulink – A Brief Introduction*, from *MATLAB for Engineers*, 3/e, Pearson, 2011.

S. A. Edwards, Verilog Language, 2001 [on Canvas].

B. Izadi, Verilog Tutorial, 2016 [on Canvas].

C. Maxfield, Bebop to the Boolean Boogie, 2/e, Newnes, 2009.

Minecraft-Logic-Gates.pdf [on Canvas], see also, <u>Redstone Logic Gates</u>

Unit-1 Contents: (current reading: Wakerly Chapter 1)

- 1. Functional and truth-table representations of logic circuits
- 2. Basic logic gates, AND, OR, NOT, NAND, NOR
- 3. Analysis & synthesis of combinational circuits design example
- 4. Integrated circuits: SSI, MSI, VLSI, CPLD, FPGA, 74x family
- 5. CMOS realizations of logic gates
- 6. Design levels: (a) functional definition level
 - (b) transistor level
 - (c) truth-table level, FPGA look-up tables
 - (d) logic-gate level
 - (e) Verilog HDL, structural or behavioral models
 - (f) MATLAB and Simulink implementations
- 7. Design example multiplexer function
- 8. Using Simulink for logic circuits
- 9. Moore's law

Example - representation of a 3-input / 1-output logic circuit



next up, elementary building blocks of logic circuits: AND, OR, NOT gates

Basic Logic Gates: AND, OR, NOT elementary building blocks of logic circuits



AND, OR, NOT operations in MATLAB and Verilog notation: $\& | \sim e.g., X \& Y, X | Y, \sim X$ (X and Y) (X or Y) (not X) Logic gates with all possible input values and outputs (a) AND (b) OR (c) NOT or Inverter



(a) NAND (b) NOR are discussed next



Truth table, analysis & synthesis combinational circuit example Wakerly - Table 1.2



Objectives:

- (a) start with a truth-table specification
- (b) construct the logic function F=f(X,Y,Z)
- (c) construct gate-level realizations
- (d) implement them with MATLAB
- (e) realize them in Simulink, and on
- (f) the Emona FPGA board

these steps are reversible – one could start with any of them and derive the rest

> logic function F = f(X,Y,Z)

with 3 input variables, there are $2^3=8$ possible input triplets, and 2^3 outputs F



there are at least 7 other mathematically equivalent formulas for realizing this logic function (see p.24)

→
$$F = (X.Y) + (X'.Y'.Z)$$

Example - constructing a logic function from a truth table (Table 1.2)

logic function F = f(X,Y,Z)

х	Y	Z	F	X'.Y'.Z	X.Y.Z'	X.Y.Z	X.Y
0	0	0	0	0	0	0	0
0	0	1	1	1	0	0	0
0	1	0	0	0	0	0	0
0	1	1	0	0	0	0	0
1	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0
1	1	0	1	0	1	0	1
1	1	1	1	0	0	1	1
F = (X.Y) + (X'.Y'.Z) note: X.Y.Z + X.Y.Z' = X.Y Z + Z' = 1 A Z + A Z' = A							

Truth table, analysis & synthesis combinational circuit example Wakerly - Table 1.2



Objectives:

- (a) start with a truth-table specification
- (b) construct the logic function F=f(X,Y,Z)
- (c) construct gate-level realizations
- (d) implement them with MATLAB
- (e) realize them in Simulink, and on
- (f) the Emona FPGA board

these steps are reversible – one could start with any of them and derive the rest

> logic function F = f(X,Y,Z)

with 3 input variables, there are $2^3=8$ possible input triplets, and 2^3 outputs F



Gate-level realization of the logic circuit of Table 1.2 (Wakerly / Fig.1-5)

$$F = (X.Y) + (X'.Y'.Z)$$



Timing Diagrams

ideal timing diagram with X,Y,Z derived from 3-bit binary counter

realistic timing diagram with arbitrary X,Y,Z and small output delays





x	Y	Z	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

Alternative, gate-level realization of the logic circuit of Table 1.5 using NAND gates

$$F = XY + X'Y'Z$$
$$F = ((XY)'(X'Y'Z)$$



Alternative, gate-level realization of the logic circuit of Table 1.5 using NAND gates

$$F = XY + X'Y'Z$$

F = ((XY)'(X'Y'Z)')'

equivalent expressions
from De Morgan's theorem
A + B = (A'B')'



- = (X+Y+Z)(X+Y'+Z)(X+Y'+Z')(X'+Y+Z)(X'+Y+Z')= canonical maxterm product-of-sums (POS) form
- = X'Y'Z + XYZ' + XYZ = canonical minterm sum-of-products (SOP) form
- F = XY + X'Y'Z = AND-OR = ((XY)'(X'Y'Z)')' = NAND-NAND = (X+Y')(X'+Y)(Y+Z) = OR-AND = (X+Y')(X'+Y)(X+Z) = OR-AND = OR-AND De Morgan = ((X+Y')' + (X'+Y)' + (Y+Z)')' = NOR-NOR = ((X+Y')' + (X'+Y)' + (X+Z)')' = NOR-NOR
- other equivalent expressions to be justified later in unit-3 and Ch.3

MATLAB implementation - truth-table computation and timing diagram



```
[X,Y,Z] = a2d(0:7,3);
                                      plotting the timing diagram
\mathbf{F} = (\mathbf{X} \& \mathbf{Y}) | (\sim \mathbf{X} \& \sim \mathbf{Y} \& \mathbf{Z});
t = (0:8);
                    % last bit goes from t=7 to t=8
x = [X; X(end)]; % extend duration of last bit to t=8
y = [Y; Y(end)];
z = [Z; Z(end)];
                                        a2d, xaxis, yaxis
f = [F; F(end)];
                                        are in Canvas M-files
figure;
subplot(4,1,1); stairs(t,x,'b-');
     yaxis(0,2,0:1); xaxis(0,8,0:8); ylabel('X');
subplot(4,1,2); stairs(t,y,'b-');
     yaxis(0,2,0:1); xaxis(0,8,0:8); ylabel('Y');
subplot(4,1,3); stairs(t,z,'b-');
     yaxis(0,2,0:1); xaxis(0,8,0:8); ylabel('Z');
subplot(4,1,4); stairs(t,f,'r-');
     yaxis(0,2,0:1); xaxis(0,8,0:8); ylabel('F');
xlabel('\itt');
```



Simulink implementation - AND-OR version

 $\mathbf{F} = \mathbf{X}\mathbf{Y} + \mathbf{X}'\mathbf{Y}'\mathbf{Z}$



Simulink implementation

$$\mathbf{F} = \mathbf{X}\mathbf{Y} + \mathbf{X}'\mathbf{Y}'\mathbf{Z}$$

Х	Y	Z	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

scope output





Example Summary:

(a) we started with a truth-table specification

(b) and constructed the logic function, F = f(X,Y,Z)

- (c) then, obtained a gate-level realization (and variants)
- (d) implemented it with MATLAB

(e) and realized it in Simulink and on the Emona board

more general procedures

Design Levels: (a) functional definition level

- (b) transistor level
- (c) truth-table level, FPGA look-up tables
- (d) gate-level realizations
- (e) Verilog HDL, structural or behavioral models
- (f) MATLAB, Simulink, Emona implementations

integrated circuit complexity

complexity	gates/chip	application examples
small scale integration (SSI)	10	logic gates, flip flops
medium scale integration (MSI)	10-100	adders, counters
large scale integration (LSI)	100-10,000	ROM, RAM, 8-bit processors
very large scale integration (VLSI)	10,000-100,000	16- and 32-bit processors

web link - Wikipedia - Integrated Circuits

Integrated Circuits (ICs) LSI, MSI, VLSI Moore's Law

Fig. 1-8 Dual Inline Pin (DIP) Packages: (A) 14-Pin; (B) 20-Pin; (C) 28-Pin



Examples of ICs



(c) D. M. Harris & S. L. Harris, Digital Design and Computer Architecture, 2/e, Elsevier, 2013







https://components101.com/ics/74ls00-quad-two-input-nand-gate







https://components101.com/ics/74ls02-nor-gate-ic


(b)

(C)



https://en.wikipedia.org/wiki/CMOS

V _{IN}	Q1	Q2	V _{OUT}
0.0 (LOW)	off	on	3.3 (HIGH)
3.3 (HIGH)	on	off	0.0 (LOW)



CMOS NAND gate

(C)



https:/	/en.wikipedia.or	g/wiki/CMOS
---------	------------------	-------------

(b)	А	В	Q1	Q2	Q3	Q4	Z
	LOW	LOW	off	on	off	on	HIGH
	LOW	HIGH	off	on	on	off	HIGH
	HIGH	LOW	on	off	off	on	HIGH
	HIGH	HIGH	on	off	on	off	LOW

Х	Y	X NAND Y
0	0	1
0	1	1
1	0	1
1	1	0

CMOS NOR gate

(C)



(b)	А	В	Q1	Q2	Q3	Q4	Z
	LOW	LOW	off	on	off	on	HIGH
	LOW	HIGH	off	on	on	off	LOW
	HIGH	LOW	on	off	off	on	LOW
	HIGH	HIGH	on	off	on	off	LOW

Х	Y	X NOR Y
0	0	1
0	1	0
1	0	0
1	1	0

(A) Complex Programmable Logic Device (CPLD)(B) Field-Programmable Gate Array (FPGA)





(b)

= logic block



Example: switch model for a multiplexer function

Wakerly / Sect. 1.13



some multiplexer applications: network lines telephone lines communication systems memory controllers

MSI quad package for a multiplexer chip - TI SN74F157





CMOS transistor model for multiplexer function

https://en.wikichip.org/wiki/multiplexer



truth table for multiplexer function



used properties A' + A = 1B' + B = 1

truth table for multiplexer function



multiplexer function implemented on FPGA look-up table (LUT)



gate-level logic diagram for multiplexer function



gate-level logic diagram for multiplexer function



Verilog HDL – structural model

see also Wikipedia article on <u>hardware description languages</u>

```
// 2-input multiplexer
```

```
module Ch1mux_s(A, B, S, Z);
```

input A, B, S; output Z; wire SN, ASN, SB;

```
not U1 (SN, S);
and U2 (ASN, A, SN);
and U3 (SB, B, S);
or U4 (Z, ASN, SB);
```



endmodule

© 2018 Pearson Education, J. F. Wakerly, Digital Design Principles and Practices, 5/e

see also https://nandland.com/ for tutorials on HDLs

Verilog HDL – behavioral model

```
// 2-input multiplexer
```

```
module Ch1mux_b(A, B, S, Z);
input A, B, S;
output reg Z;
```

always (A, B, S) if (S==1) Z = B; else Z = A;

endmodule



© 2018 Pearson Education, J. F. Wakerly, *Digital Design Principles and Practices*, 5/e



anonymous MATLAB function version

$$mux = @(S,A,B) ((\sim S) \& A) | (S \& B);$$

% Usage: Z = mux(S,A,B);

MATLAB script

mu	x =	6	(S,2	A,B)	((~S) & A) (S & B);
[S	,A,	B]	= a	a2d ()	D:7,3); % all possible S,A,B values % a2d to be discussed in Unit-2
Z	= m	ux ((S,2	A,B)	;
[S	,A,	в, 2	2]		<pre>% print the truth table</pre>
00	S	A	В	Z	<pre>% S,A,B,Z are columns</pre>
8					
୫	0	0	0	0	
8	0	0	1	0	
8	0	1	0	1	nota
8	0	1	1	1	the exercisions \mathbf{e} and are westerized in MATLAD
%	1	0	0	0	the operations & and are vectorized in MATLAB
8	1	0	1	1	
00	1	1	0	0	
0 0	1	1	1	1	

MATLAB / Simulink implementation





Simulink library – commonly used blocks

🖪 🖬 🔏 🖻 🖆 🚖 🔁 🕐 Search Docu





Simulink library – logic and bit operations



Simulink library – sources



Simulink library – sinks



MATLAB / Simulink implementation



MATLAB / Simulink implementation



Verilog code generated by Simulink

endmodule

```
module MUX function(S,A,B,Z);
  input S, A, B;
  output Z;
  wire S 1, S 2, S 3, S 4, S A out1;
                                              ASN
  assign S 1 = ~ S;
                                        SN
                                              12
  assign S 2 = S 1;
                                S.
  assign S 3 = S 2 \& A;
                                             SB
                                 В
  assign S 4 = S \& B;
                                              13
  assign S A out1 = S 3 | S 4;
  assign Z = S A out1;
```

Z

MATLAB / Simulink implementation





signal builder





timing diagram from scope



```
% extract data from timeseries structure P
  t = P.time;
                     % equivalent to t = 0:0.01:8
  S = P.data(:,1); % array lengths = 801 by default
 A = P.data(:, 2);
 B = P.data(:,3);
  Z = P.data(:, 4);
figure;
subplot(4,1,1); stairs(t,S,'m-');
ylabel('S'); xaxis(0,8,0:8); yaxis(0,2,0:2);
subplot(4,1,2); stairs(t,A,'b-');
ylabel('A'); xaxis(0,8,0:8); yaxis(0,2,0:2);
                                                 staircase
subplot(4,1,3); stairs(t,B,'b-');
                                                 plot
ylabel('B'); xaxis(0,8,0:8); yaxis(0,2,0:2);
subplot(4,1,4); stairs(t,Z,'r-');
ylabel('Z'); xaxis(0,8,0:8); yaxis(0,2,0:2);
xlabel('\itt');
% xaxis() and yaxis() are on Canvas Resources;
```

timing diagram from timeseries structure P





```
% calculate and plot timing diagram
t = (0:8);
                       % last bit t=7 to t=8
[S,A,B] = a2d(0:7,3);  % 3-bit counter
S = [S; S(end, :)];
                  % extend last bit to t=8
A = [A; A(end, :)]; % extend last bit to t=8
B = [B; B(end, :)];
                  % extend last bit to t=8
Z = (~S \& A) | (S \& B);  % output
                                  \&, are vectorized operations
figure;
subplot(4,1,1); stairs(t,S,'m-');
ylabel('S'); xaxis(0,8,0:8); yaxis(0,2,0:1);
subplot(4,1,2); stairs(t,A,'b-');
ylabel('A'); xaxis(0,8,0:8); yaxis(0,2,0:1);
                                                staircase
subplot(4,1,3); stairs(t,B,'b-');
                                                plot
ylabel('B'); xaxis(0,8,0:8); yaxis(0,2,0:1);
subplot(4,1,4); stairs(t,Z,'r-');
ylabel('Z'); xaxis(0,8,0:8); yaxis(0,2,0:1);
xlabel('\itt');
```

timing diagram from plain MATLAB



 $\mathbf{Z} = \mathbf{S'}\mathbf{A} + \mathbf{S}\mathbf{B}$

using plot() instead of stairs()





click here to open scope parameters and select 4 axes (for X,Y,X,F) and time range of 8 units






to set the data types, double-click on each port, select signal attributes, and set data type to Boolean

Emona netCIRCUITlabs board

netCIRCUITIabs CONTROL UNIT with MULTIPLE PLUG-IN BOARDS



- The netCIRCUITlabs Control Unit, located in your lab or office, and will accept any netCIRCUITlabs Lab Experiment board.
- Fast and easy implementation. No software to install and no setting up required.
- Secure access for professor to all ADMIN functions including student records and tracking.

The experiments boards plugs into the *net* CIRCUIT*labs* Control Unit

REL 3.0 DIGITAL LOGIC board - student wired experiments



All the logic functions and connections are implemented in an FPGA.

REL3.0 FUNCTIONALITY & EXPERIMENT CAPABILITIES

SIGNAL SOURCES:

- HI/LO Logic Switches x 8
- 8 bit Binary Counter
- 4 bit Gray Counter
- 4 bit Johnson Counter

OVER 60 GATES & FLIP-FLOPS:

- 2, 3 & 4-input OR gates X-OR gates
- 2, 3 & 4-input AND gates Inverters
- S/R, D & J/K Flip-Flops,
- Inverters
- Finite State Machines

- Boolean logic and algebra
- Combinatorial circuits
- Truth tables

STUDY:

- Karnaugh Maps
- Quine-McCluskey method
- Designing Synch & Asynch sequential circuits
- Flip flops
- State diagrams
- Design of FSM
- Registers, Counters, Multiplexers, Encoders etc
- Introduction to HDL (Verilog)

Multiplexer function implemented on the Emona board



user manual on Canvas

Multiplexer function implemented on the Emona board

User: orfanidis2 - Uid: 56 7/31/2020, 1:56:19 PM													
SELECT	SELECT	SELECT	SELECT	SELECT	SELECT	SELECT	SELECT	SELECT	SELECT	SELECT	SELECT		
									CAN REN Bina Cod Eigh FSN Dua Trip Qua Trip	ANCEL EMOVE nary Counter oded Counters ght One-Bit Switches SM Sequences ual OR Module 1 iple OR Module 1 uad OR Module 1 ual AND Module 1 ual AND Module 1 ual NAND Module 1 ual NAND Module 1 ual NAND Module 1 ual NAND Module 2 OR Module 1 ate Medley 1 verters Flip Flops 1			
1 users Load Save Capture Help	TIMEBASE 50us/div TRIGGER Brise Fall	ChA ChA ChB	Normat TWE XY A/B FREQ Normat TWE A-B FREQ		t: [50us, A: [4V/di B: [4V/di C: [4V/di D: [4V/di	/div] v] 4.74 Vrms v 4.70 Vrms v 4.65 Vrms v 4.76 Vrms	81.36 kHz 83.17 kHz 173.4 kHz 0 Hz		Qua Dua Dua XOF Gate Inve				
Watch Refresh	FFT Single Avg Rect Gauss B-H	ChC ChC ChD ChD	A-C FREQ						D F JK I JK I SR	Flip Flops 2 K Flip Flops 1 K Flip Flops 2 R Flip Flop And Half Adder 1 -			

user manual on Canvas

Multiplexer function implemented on the Emona board



user manual on Canvas



user manual on Canvas



user manual on Canvas

Moore's law – data fitting

CPU Transistor Counts 1971-2008 & Moore's Law



Date of introduction

yi	ti
2.300e+003	1971
2.500e+003	1972
4.500e+003	1974
2.900e+004	1979
1.340e+005	1982
2.750e+005	1985
1.200e+006	1989
3.100e+006	1993
4.300e+006	1996
7.500e+006	1997
8.800e+006	1997
9.500e+006	1999
2.130e+007	1999
2.200e+007	1999
4.200e+007	2000
5.430e+007	2003
1.059e+008	2003
2.200e+008	2003
5.920e+008	2004
2.410e+008	2006
2.910e+008	2006
5.820e+008	2006
6.810e+008	2006
7.890e+008	2007
1.700e+009	2006
2.000e+009	2008

count

 $10^2 \stackrel{\text{L}}{1970}$

1980

Moore's law $f(t) = b \, 2^{a(t-t_1)}$ fitted model $\log_2 f(t) = \log_2 b + a(t - t_1)$ transistor count 10^{10} 10^{8} 10^{6} 10^4 Moore's law, a=0.5



data

fitted slope, a=0.5138

2010

2000

